Chaos Corona for 3ds Max > [Max] Bug Reporting

dual CPU issues?

<< < (7/7)

andrew1988:
have you found the sollution in the end ?
I have some issue with you with my new build dual XEON 8480+



--- Quote from: doillo on 2023-04-24, 23:32:24 ---Oh my god!

I just assume my RAM was working in quad channel (octo in 2 slots), using 4 sticks per cpu (8 in total). In fact, typical monitor software tells me my RAM is working in quad-channel, but I didn't try to populate all dimms (cos My boards have 16 slots!).

I will try this solution but I have to buy RAM to check it cos I don't have 16 RAM sticks...

--- End quote ---

Nejc Kilar:
If it helps knowing I'm running a dual Epyc build that has 8 memory slots per CPU (16 total). Just for the fun of it I tried running the benchmarks (and one rather simple interior) in a 8 sticks vs 16 sticks scenario.

The results were for all intents and purposes identical between the two configs.

I do think that going with less than 8 sticks though would result in slower rendering - I haven't tested it out though.

Do note that each platform can be a bit different so the above might work for my 7B13 Epycs but might not for your dual Xeons.

andrew1988:

thanks for your reply !
yes , it have 4 sticks per socket installed , 8 in total, memory runs on quad channel

every benchmark tool runs perfect but the corona 10 benchmark
its weird




--- Quote from: Nejc Kilar on 2024-01-08, 11:46:33 ---If it helps knowing I'm running a dual Epyc build that has 8 memory slots per CPU (16 total). Just for the fun of it I tried running the benchmarks (and one rather simple interior) in a 8 sticks vs 16 sticks scenario.

The results were for all intents and purposes identical between the two configs.

I do think that going with less than 8 sticks though would result in slower rendering - I haven't tested it out though.

Do note that each platform can be a bit different so the above might work for my 7B13 Epycs but might not for your dual Xeons.

--- End quote ---

Navigation

[0] Message Index

[*] Previous page

Go to full version